

Unit 4. Design Examples

Page No.

Date

Arithmetic Circuits

Definition - Circuits designed to perform basic arithmetic operations such as addition, subtraction, multiplication and division.

Types of Arithmetic Circuits

- Half Adder
- Full Adder
- Subtractor

The working principle of these circuits is that they use logic gates (XOR, AND, OR) to generate sum and carry.

Applications -

Used in ALUs, processors and calculators.

1) Half Adder -

- It is a basic combinational logic circuit used for the addition of two single-bit binary numbers.
- It has 2 inputs (A and B) and two outputs (Sum and carry).
- The name Half Adder comes from the fact that it cannot handle carry input from a previous stage.
- When adding two binary digits,
Sum (S) $\rightarrow$ Result of XOR operation between A and B
Carry (C) $\rightarrow$ Result of AND operation between A and B.

This is because

$$0 + 0 = 0 \quad (\text{sum} = 0, \text{carry} = 0)$$

$$0 + 1 = 1 \quad (\text{sum} = 1, \text{carry} = 0)$$

$$1 + 0 = 1 \quad (\text{sum} = 1, \text{carry} = 0)$$

$$1 + 1 = 10 \quad (\text{sum} = 0, \text{carry} = 1)$$

Truth table



input A	input B	Sum(S)	Carry (C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Logic expression

$$\text{Sum (S)} \Rightarrow S = A \oplus B \quad (\text{XOR gate})$$

$$\text{Carry (C)} \Rightarrow C = A \cdot B \quad (\text{AND gate})$$

1.



Block diagram

Circuit diagram

Limitations of Half Adder

- 1) It can't add more than one bit at a time.
- 2) It doesn't consider carry input from previous addition.
- 3) Only suitable for basic single-bit binary addition.

Applications

- 1) digital calculator for basic addition
- 2) building block of Full adder
- 3) digital measurement devices.

Full Adder

A Full Adder is a combinational logic circuit that performs the addition of three binary bits.

- It has two significant inputs (A and B)
- One carry-in (C_{in}) from a previous addition
- It produces two outputs Sum (S) and Carry out (C_{out})


It adds three inputs (A, B, C_{in})

Sum (S) = Result of XORing all three inputs,


$$S = A \oplus B \oplus C_{in}$$

Carry-out $\Rightarrow (C_{out}) \Rightarrow$ generated when at least two inputs are 1.

$$C_{out} = (A \cdot B) + (B \cdot C_{in}) + (A \cdot C_{in})$$



Block diagram



Circuit diagram

Truth Table

A	B	Cin	Sum (S)	Carry-out (Cout)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Applications

- Arithmetic Logic Units (ALU's) in processors
- Binary Calculators
- Digital counters
- Multipliers and dividers
- Used in memory addressing and data processing.

Subtractor

It is a combinational logic circuit that performs the subtraction of two binary numbers.

Depending on the circuit, there are two types of subtractors.

- 1) Half subtractor $\rightarrow$ Subtracts two bits (no borrow-in).
- 2) Full subtractor $\rightarrow$ Subtracts 2 bits considering a borrow-in.

Half Subtractor circuit

- A circuit that subtracts two binary digits $A - B$.
- It produces two outputs: Difference (D), Borrow (Bo).



Truth table

A	B	Difference (D)	Borrow (Bo)
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Logical expressions

Difference $D = A \oplus B$

$B_o = \bar{A} \cdot B$



Block diagram

Circuit diagram

Full Subtractor Circuit

A circuit that subtracts two bits with a borrow-in (B_{in})

It has 3 input A, B, B_{in}

It gives two outputs Difference (D), Borrow out (B_{out})


Logic expressions

$$D = A \oplus B \oplus B_{in}$$

$$B_{out} = (\bar{A} \cdot B) + (\bar{A} \cdot B_{in}) + (B \cdot B_{in})$$

Truth table of Full subtractor

A	B	Bin	Difference (D)	Borrow out (Bout)
0	0	0	0	0
0	0	1	1	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




Application of Subtractors

- Digital Arithmetic operations
- Calculators
- Counters and timers
- Used in Comparators
- Microprocessor for subtraction instructions

BCD to 7 segment decoder

A circuit that converts Binary coded decimal (BCD) input (4 bits) into signals to drive a 7-segment display, to show a specific decimal digit.

It's inputs : 4 bits (0000 to 1001 for 0-9)
It has output 7 signals (a-g) for the LED display.



7 segment
LED display

These decoders are used in digital electronics to interface binary data with visual display,
eg. TTL 74LS47 (Common anode displays)
74LS48 (Common Cathode displays)

Applications

- > Digital Clock and timers
- > Digital voltmeters and other measurement instrument
- > Calculators & electronic meters.

Truth table for BCD to 7 seg display										
A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	0	1	1	1	0	1	1	0	1
0	0	1	0	1	1	0	1	0	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

Code Converters

The circuits that convert one type of binary code to another.

- 1) BCD to Binary
- 2) Binary to Gray code
- 3) Excess 3 to BCD

1) BCD to Binary Code converter

It takes a number written in BCD format and convert it into pure binary representation.

Truth table

BCD (D ₃ D ₂ D ₁ D ₀)	Decimal	Binary (B ₃ B ₂ B ₁ B ₀)
0 0 0 0	0	0 0 0 0
0 0 0 1	1	0 0 0 1
0 0 1 0	2	0 0 1 0
0 0 1 1	3	0 0 1 1
0 1 0 0	4	0 1 0 0
0 1 0 1	5	0 1 0 1
0 1 1 0	6	0 1 1 0
0 1 1 1	7	0 1 1 1
1 0 0 0	8	1 0 0 0
1 0 0 1	9	1 0 0 1

eg 1) Convert BCD 0101 1001 into Binary

BCD $\rightarrow$ 0101 1001

convert it in decimal digit

0101 $\rightarrow$ 5

1001 $\rightarrow$ 9

$\therefore$ 0101 1001 $\rightarrow$ 59 (in decimal)

Convert decimal 59 to Binary

2	59		1 1 1 0 1 1
2	29	1	
2	14	1	
2	7	0 1	
2	3	1 1	
	1	1	

Binary to Gray code


Gray code is a binary number system where two successive values differ by only one bit.

Rules

The most significant bit (MSB) of Gray code is the same as the MSB of the binary number.

Each subsequent gray code bit is obtained by XORing the previous binary bit with current binary bit.

Binary code



Convert Binary number 1011 to Gray code

Binary $\rightarrow$ 1011

$B_3 \ B_2 \ B_1 \ B_0$

Copy MSB

$$G_3 = B_3 = 1$$

XOR pairs

$$G_2 = B_3 \oplus B_2 = 1 \oplus 0 = 1$$

$$G_2 = B_2 \oplus B_1 = 0 \oplus 1 = 1$$

$$G_1 = B_1 \oplus B_0 = 1 \oplus 1 = 0$$

(1011)


Binary to Gray code

Gray code is a binary num. System where two successive values differ by only one bit.

Rules

- 1) The most significant bit (MSB) of Gray code is the same as the MSB of the binary number.
- 2) Each subsequent gray code bit is obtained by XORing the previous binary bit with current binary bit.

Binary code



x. 1) Convert Binary number 1011 to Gray code

Binary $\rightarrow$ 1011

$\leftarrow$ 1001 1010 11
 B_3 B_2 B_1 B_0

Copy MSB

$$G_3 = B_3 = 1$$

XOR pairs

$$G_2 = B_3 \oplus B_2 = 1 \oplus 0 = 1$$

$$G_2 = B_2 \oplus B_1 = 0 \oplus 1 = 1$$

$$G_1 = B_1 \oplus B_0 = 1 \oplus 1 = 0$$

$(1011)_2 \rightarrow 1110$



Excess 3 to BCD

Excess 3 is a decimal coding system where each decimal digit is represented in 4 bits, but shifted by adding 3 (0011) to the BCD equivalent.

Decimal digit $\rightarrow$ BCD + 3 $\rightarrow$ Excess 3
to get back to BCD, we just subtract 3 from the Excess 3 code.

1 eg. Convert Excess 3 $\rightarrow$ 0100 to BCD

- write it in decimal binary value 0100 $\rightarrow$ 4
- Subtract 3 (decimal)

$$4 - 3 = 1$$

$$011 \quad 01 \quad 01 \quad 01$$

$$- 1 \quad 01011$$

Convert the result into BCD

$$\text{Decimal } 1 = \text{BCD } 0001$$

2 Convert Excess 3, 1011 to BCD

$$\text{Binary } 1011 = 11 (\text{decimal})$$

$$\text{Subtract } 3 \Rightarrow 11 - 3 = 8$$

$$\text{BCD for } 8 = 1000$$

$$\therefore \boxed{1011 (\text{Excess 3}) = 1000 (\text{BCD})}$$

Adder and their use as a subtractor

- An Adder is a digital circuit that performs the arithmetic operation of addition.
- Half Adder - (HA) adds two single-bit binary numbers (A & B).
- Full Adder Add three single bits (A, B and Carry in).
- Digital circuits often use two's complement to represent negative numbers.
subtraction can be performed by,
$$A - B = A + (\bar{B} + 1)$$

That means - invert all the bits of B (1's complement)
Add 1 (which comes from Carry-in input of full adder)
Add this to A.

If we have a 4-bit parallel adder,
inputs $A_3 A_2 A_1 A_0$ and $B_3 B_2 B_1 B_0$.

Mode control input M ,

if $M = 0$ perform addition $\rightarrow A + B$

$M = 1$ perform subtraction $\rightarrow A + \bar{B} + 1$

This is achieved by • passing B through XOR gate with control M .

if $M = 0$, B passes unchanged

$M = 1$ B is inverted

- Connecting M also to the Carry-in (C_{in}) of the adder

Thus Adder can work as both Adder and subtractor.

Truth Table (For 1 bit Full adder / subtractor)

A	B	M(mode)	operation	Result(s)	Carry
0	0	0	$A+B$	0	0
0	1	0	$A+B$	1	0
1	0	0	$A+B$	1	0
1	1	0	$A+B$	0	1
0	0	1	$A-B$	0	0
0	1	1	$A-B$	1	1
1	0	1	$A-B$	1	0
1	1	1	$A-B$	0	0

An Adder can be used as a subtractor by applying the two's complement method using XOR gates to invert B when subtraction is required and setting the carry-in to 1.

Look Ahead Carry (CLA)

A Carry Look Ahead (CLA) is a fast adder circuit used in digital systems.

It overcomes the main limitation of the Ripple Carry Adder (RCA) which is slow carry propagation.

The CLA achieves high speed by calculating carry bits in parallel using special logic.

CLA introduces two signals

- Generate (G_i) - A carry is generated at bit i .
 $G_i = A_i \cdot B_i$

- Propagate (P_i)

A carry is propagated through bit i

Carry equation for stage i
 $C_{i+1} = G_i + (P_i \cdot C_i)$

Carry equation for 4-bit CLA

For inputs $A_3 A_2 A_1 A_0$, $B_3 B_2 B_1 B_0$ and Carry in C_0

$$C_1 = G_0 + P_0 \cdot C_0$$


$$C_2 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$$

$$C_3 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

all carries (C_1 to C_4) are calculated in parallel

Sum equation

$$S_i = P_i \oplus C_i$$



• Block diagram •

Advantages

- Very fast compared to ripple carry adder
- Suitable for high speed processors.
- Parallel carry computation reduces delay

Disadvantage

- Circuit complexity increases
- Requires more gates.

ALU (Arithmetic Logic Unit)

The ALU is a combinational digital circuit used to perform arithmetic and logical operations in a computer.

It is brain of CPU working under control of the control unit.


Function —

a) Arithmetic operations

- addition
- subtraction (using 2's complement)
- Multiplication (basic add/shift)
- Division (basic subtract/shift)
- Increment, Decrement
- Compare (A - B to check equal/greater/less)

b) Logical operations.

- AND
- OR
- NOT
- XOR
- NAND, NOR
- Shift operations (left, right, arithmetic shift, rotate)



ALU receives two input operands (A_0, B_0) and Opcode (operation code)

- Depending on control lines.
 - Arithmetic circuit (for $+$, $-$, $\times$, $\div$ etc)
 - OR logic circuit (for AND, OR, XOR, etc)
- selected result is sent to the output register.

Advantages

- Performs - both arithmetic and logical operations in one unit.
- Reduces hardware cost
- Flexible and programmable.

Disadvantages

- Complexity increases with number of operations.
- Requires more control logic.

Applications.

- In CPU
- Microcontroller
- Digital signal processing
- Embedded system

Digital Comparator

It is a combinational circuit that compares two binary numbers and determines their relative magnitude. It outputs whether

$$A = B$$

$$A > B$$

$$A < B$$

Types of comparators

1) (One) 1-bit comparator

- compares two single bit inputs A and B
- Outputs

$$A = B \rightarrow \text{XNOR gate}$$

$$A > B \rightarrow A \cdot \bar{B}$$

$$A < B \rightarrow \bar{A} \cdot B$$


2) Multi-bit Comparator

- Compares binary numbers of more than 1 bit (eg. 2 bit, 4 bit, 8 bit)
- Built by cascading 1-bit comparators.

2-bit Comparator

It has 4 binary inputs (A_1, A_0, B_1, B_0)

Outputs $A > B$, $A = B$, $A < B$



Truth Table

inputs				Outputs		
A ₁	A ₀	B ₁	B ₀	A > B	A = B	A < B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	0	1	0
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

$$A = B$$

$$(A_1 \cdot B_1 + \bar{A}_1 \cdot \bar{B}_1) \cdot (A_0 \cdot B_0 + \bar{A}_0 \cdot \bar{B}_0)$$

$$A > B$$

$$A_1 \cdot \bar{B}_1 + (A_1 \odot B_1) \cdot (A_0 \cdot \bar{B}_0)$$

$$A < B$$

$$\bar{A}_1 \cdot B_1 + (A_1 \odot B_1) \cdot (\bar{A}_0 \cdot B_0)$$

Advantages

- High speed comparison of binary numbers.
- Can be cascaded for larger numbers.

Disadvantage

Hardware complexity increases with number of bits.

Applications

- Arithmetic operations
- sorting circuits
- (+) memory address comparison
- password matching systems.

Parity Generator / checker

Parity is a simple error detection technique used in digital communication.

A parity bit is an extra bit added to a binary message to make the total number of 1's either

Even (Even parity) $\rightarrow$ total 1's = even

Odd (Odd parity) $\rightarrow$ total 1's = odd

It has inputs (Bits - $D_0, D_1, D_2, \dots$)

It gives output 'one extra bit' parity bit, P .

a) Even parity generator

Parity bit is chosen so that the total no. of 1's is even

$$P = D_0 \oplus D_1 \oplus D_2 \oplus \dots$$

eg. Data = 1011 (three 1's $\rightarrow$ odd)

Even parity bit 1 (now total 4 ones $\rightarrow$ even)

Transmitted $\rightarrow$ 11011



Odd Parity Generator.

Parity bit is chosen so that the total number of 1's is odd.

$$P = D_0 \oplus D_1 \oplus D_2 \oplus \dots$$

Example $\rightarrow$ Data = 1011 (three $\rightarrow$ 1's $\rightarrow$ odd)
odd parity bit = 0 (total number of 1's remains odd)
transmitted = 10110

P



Parity checker

- Checks whether the received message has errors.

Operation — XOR all bits including parity bit.

Result = 0 $\rightarrow$ No error (parity condition satisfied)

Result = 1 $\rightarrow$ Error detected (parity condition violated)

eg. Even parity checking

Transmitted 10111

Receiver XORs all bits (even parity)

No error $1 \oplus 0 \oplus 1 \oplus 1 = 0$

If one bit flips during transmission 11111
XOR result = 1
error detected.

Truth table

Data bits (D ₂ D ₁ D ₀)			Parity bit (P)	Transmitted bits
0	0	0	0	0 0 0 0
0	0	1	1	0 0 1 1
0	1	0	1	0 1 0 1
0	1	1	0	0 1 1 0
1	0	0	1	1 0 0 1
1	0	1	0	1 0 1 0
1	1	0	0	1 1 0 0
1	1	1	1	1 1 1 1

Application

- Data transmission in networks
- Memory systems for error detection
- Communication devices
- Digital storage system

Advantages

- simple and low cost error detection method
- easy to implement with XOR gates


Disadvantages

- Can only detect odd number of errors
- Does not correct errors, only detects
- Fails if two or more bits change.

Design of Multiplexer (MUX)

Multiplexer

- A mux is a combinational circuit that selects one input from many and routes it to single output line.
- Also called data selector
- It has $\rightarrow$ 2^n data input
 n selection lines
1 output



Truth table	
Input	Output
S_1 S_0	Y
0 0	D_0
0 1	D_1
1 0	D_2
1 1	D_3

Equation

$$Y = \overline{S_1} \overline{S_0} D_0 + \overline{S_1} S_0 D_1 + S_1 \overline{S_0} D_2 + S_1 S_0 D_3$$

Applications

- Data routing
- Function generator
- Used in CPU
- Communication systems

Demultiplexer (DEMUX)


- A demux is the reverse of a MUX.
- It takes 1 input and routes it to one of many outputs, depending on select lines.
- Also called a data distributor.

It has $\rightarrow$ 1 input

n selection lines

2^n outputs.

Truth table

	Y_0	E	S_1	S_0	Y_3	Y_2	Y_1	Y_0
	Y_1	0	X	X	0	0	0	0
	Y_2	1	0	0	0	0	0	Din
	Y_3	1	0	1	0	0	Din	0
		1	1	0	0	Din	0	0
		1	1	1	0	Din	0	0

Equation $\rightarrow Y_0 = \overline{S_1} \overline{S_0} D$

$Y_1 = \overline{S_1} S_0 D$

$Y_2 = S_1 \overline{S_0} D$

$Y_3 = S_1 S_0 D$

Application

- Data distribution
- Serial to parallel data conversion
- Used in communication (channel selection)
- Memory addressing (address decoder)

Decoder

A decoder is a combinational circuit that converts binary input into a unique output line.

It has — n input lines
 2^n output lines.

only one output is active (High=1) for each combination

- also called minterm generator.

- A decoder performs the function of binary-to-decimal conversion.

Types of decoders.

1) 2 to 4 decoder

i/p's : 2 (A_1, A_0)

o/p's : 4 ($Y_0 - Y_3$)

Enable (E) - used to activate/deactivate the decoder.

2) 3 to 8 decoder

i/p's : 3 (A_2, A_1, A_0)

o/p's : 8 ($Y_0 - Y_7$)

Can be built using two 2 to 4 decoders with enable

3) n to 2^n decoder.

Logic expression (2 to 4 decoder)


$$Y_0 = \bar{A}_1 \cdot \bar{A}_0 \cdot E$$

$$Y_1 = \bar{A}_1 \cdot A_0 \cdot E$$

$$Y_2 = A_1 \cdot \bar{A}_0 \cdot E$$

$$Y_3 = A_1 \cdot A_0 \cdot E$$

Block diagram



Truth table

A	B	Y ₀	Y ₁	Y ₂	Y ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Applications

- Memory address Decoding
- Instruction decoding in CPU's
- Data demultiplexing
- 7 segment display decoder